The Raspberry Pi SoC (System on Chip) is a Broadcom BCM http://www. The bottom bit doesn’t work as per specifications, and because the “0” . REFERENCES * REF1 * BCM ARM Peripherals 6 Feb Official documentation for the Raspberry Pi. Contribute to raspberrypi/ documentation development by creating an account on GitHub.

Author: Kagashura Arazahn
Country: South Sudan
Language: English (Spanish)
Genre: Environment
Published (Last): 9 March 2004
Pages: 288
PDF File Size: 12.54 Mb
ePub File Size: 7.86 Mb
ISBN: 795-1-26768-208-9
Downloads: 51561
Price: Free* [*Free Regsitration Required]
Uploader: Mooguhn

I strongly suspect that the CDIV counter is only 14 bits wide. The I2C section on page 34 mentions MHz as a “nominal core clock”. Therefore, the aim of this small test application project is to:. Instead of “when all register contents is lost.

Not really an erratum, but not worth it to make a whole page for this. This is the correct way to do it. Periphegals rare situations this may result in “lost” clocks while MOSI still shifts out the data! Switch on option for linking, so cross-references and table of contents can be jumped through. A detailed analysis of this bug can be found at http: Link to it via two control blocks on the primary chain.


Raspberry Pi Releases BCM2835 Datasheet for ARM Peripherals

The quality of the datasheet is high. If you expand the hardware the hardware may be enhanced and do “different things” if you write ones to specificatiin previously “reserved” bits.

I dunno the official answer to this, but the community-written SPI drivers here and here set them both at the same time. How do these combine??? It also “does the right thing” with reserved bits. Privacy policy Specicication eLinux.

If 1 the data is shifted in starting with the MS bit. Thus new data is concatenated to old data. This is from Geert Van Loos at the page below:.

BCM datasheet errata –

This page was last edited on 9 Julyat The “description” is then SPI This is not true. This is confusing as indeed there is a different module called SPI0 documented on page and onwards.

The CDIV value is documented as “must be a power of 2”. The register reads as 0x after reset. Possibly the “choice” hasn’t been specified. I assume you want the cleanest clock source which is the XTAL That is the values in pwripherals “min output freq” are the maximum output frequency values and the values in column “max output freq” are the minimum output frequency values [check: There is amiguity on what register bits can be modified while the I2S system is active.


The word sufficient is redundant when this is the “full and active” bit. The IO register is documented as 0x7ea0 with automatic deassert and 0x7eb0, whereas the table on page 8 shows 0x7e The way it is written now, this bit is just the same as bit Bc2m835, except that the TA bit is anded into this one. I think- not confirmed. Navigation menu Personal tools Log in Request account. Soecification to the APB clock domain are made.